Home » Floating-point Mathematics » Floating-point Divider

Floating-point Divider

Floating-point Divider
SKU SKU72
$4000.00
Quantity
1 (this product is downloadable)

General Description

High-speed fully pipelined 32-bit floating-point divider based on the IEEE 754 standard. Features a generic latency from 2 to 49 clock cycles. Ideal for floating-point pipelines, arithmetic units and processors.

Key Design Features

- 32-bit floating-point arithmetic
- IEEE 754 compliant
- High-speed fully pipelined architecture
- Trade off latency vs. speed
- FPGA clock rates of 300MHz+
- Low area footprint

Applications

- Floating-point pipelines and arithmetic units
- Floating-point processors

View datasheet

IEEE Floating-point Divider

: *
: *
: *
 
 
Synchronous FIFO
desc here
$1000.00
Binary-FSK Demodulator
desc here
$6000.00
Multi-format Video Deinterlacer
desc here
$6000.00
Custom test product
desc here
$1.00
ADS-B 1090 MHz (ES) Receiver
desc here
$0.00
Sony Camera LVDS Interface
desc here
$5000.00
HD Multi-window Video Processor
desc here
$0.00
Camera Link Interface
desc here
$5000.00
FMC-SDI Mezzanine Card
desc here
$1000.00