Home » Floating-point Mathematics » Floating-point Divider

Floating-point Divider

Floating-point Divider
SKU SKU72
$3000.00
Quantity
1 (this product is downloadable)

General Description

High-speed fully pipelined 32-bit floating-point divider based on the IEEE 754 standard. Features a generic latency from 2 to 49 clock cycles. Ideal for floating-point pipelines, arithmetic units and processors.

Key Design Features

- 32-bit floating-point arithmetic
- IEEE 754 compliant
- High-speed fully pipelined architecture
- Trade off latency vs. speed
- FPGA clock rates of 300MHz+
- Low area footprint

Applications

- Floating-point pipelines and arithmetic units
- Floating-point processors

View datasheet

IEEE Floating-point Divider

: *
: *
: *
 
 
Ultra-speed FIR Filter
desc here
$2000.00
Pipeline Register
desc here
$500.00
Synchronous FIFO
desc here
$1000.00
Asynchronous FIFO
desc here
$1000.00
Arctan Function
desc here
$2000.00
Cosine Function
desc here
$2000.00
Sine Function
desc here
$2000.00
ADS-B 1090 MHz (ES) Receiver
desc here
$0.00
Video Interlacer
desc here
$1000.00