Home » Floating-point Mathematics » Floating-point Adder

Floating-point Adder

Floating-point Adder
SKU SKU13
$3000.00
Quantity
1 (this product is downloadable)

General Description

High-speed fully pipelined 32-bit floating-point adder/subtractor based on the IEEE 754 standard. Results have a latency of 4 clock cycles. Ideal for floating-point pipelines, arithmetic units and processors.

Key Design Features

- 32-bit floating-point arithmetic
- IEEE 754 compliant
- High-speed fully pipelined architecture
- Only 4 clock-cycles of latency
- FPGA clock rates of 300MHz+
- Low area footprint

Applications

- Floating-point pipelines and arithmetic units
- Floating-point processors

View datasheet

IEEE Floating-point Adder

: *
: *
: *
 
 
Pipeline Register
desc here
$500.00
I2C Slave Serial Interface Controller
desc here
$2000.00
SinCos Function
desc here
$3000.00
High-Speed LVDS (SERDES) Transceiver
desc here
$3000.00
N-channel Multiplexed FIR Filter
desc here
$4000.00
Half-band Nyquist Decimation Filter
desc here
$3000.00
Floating-point Square-root
desc here
$3000.00
BT656 Encoder with Colour-Space Converter
desc here
$4000.00
Parallel FLASH Memory Controller
desc here
$2000.00