ZIPcores IP Cores for FPGA, CPLD and ASIC ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC   ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC
Search: Go button Advanced search
ZIPcores IP Cores for FPGA, CPLD and ASIC
10 pixel spacer
ZIPcores home What we do What we provide How it works Testimonials List of cores Contact and Support Request a core
10 pixel spacer
 Digital Video Processing
ZIPcores - Digital Video Processing - Video Timing Generator

Printable version

Video Timing Generator

Video Timing Generator 

General Description

Signal timing generator for high-resolution video and graphics applications. Module accepts RGB pixels and generates syncs and blanking information for direct connection to a video DAC such as the AnalogŪ ADV712X series. Ideal for all analogue video displays.

Key Design Features

- Simple FIFO input interface
- Programmable RGB data width
- Direct connection to a wide range of video DACs
- VSYNC, HSYNC and Composite SYNC outputs
- Fully programmable timing parameters
- Industry standard and custom video modes
- Resolutions of up to 4096x4096 pixels
- Independent system and pixel clocks
- Frame rates typically limited by DAC only


Video Timing Generator


Applications

- High resolution Video and Graphics
- Computer monitors and flat panel displays
- Digital TV and home media solutions


View full product datasheet: Video timing generator

Details
Spacer
 
SKU SKU53
Price: $500.00

Options
Spacer
 
Quantity 1 (this product is downloadable)

Add to Cart    
Add to wish list


 

Spacer
 
FIFOs, Datapath and Pipeline Elements Peripheral and Communications Interfaces Caches and Memory Management Fixed-point Mathematics IEEE Floating-point Mathematics Digital Signal Processing Digital Modulation Digital Video Processing
10 pixel spacer
ZIPcores footer bar section 1 Copyright © 2008-2010 ZIPcores ZIPcores footer bar section 2
PayPal logo Credit card logos