ZIPcores IP Cores for FPGA, CPLD and ASIC ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC   ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC
Search: Go button Advanced search
ZIPcores IP Cores for FPGA, CPLD and ASIC
10 pixel spacer
ZIPcores home What we do What we provide How it works Testimonials List of cores Contact and Support Request a core
10 pixel spacer
 Digital Video Processing
ZIPcores - Digital Video Processing - Video Frame Buffer / Genlock

Printable version

Video Frame Buffer / Genlock

Video Frame Buffer / Genlock 

General Description

Video Frame buffer permits an asynchronous video source to be buffered in an external memory. Features a generic 32-bit memory interface suitable for all memory types including SDRAM, DDR2, DDR3 etc. Ideal for adapting to different pixel rates and frame rates. Scalable architecture allows multiple video inputs to be genlocked together.

Key Design Features

- Asynchronous video input
- Output video synchronized to the system clock
- Simple user interface looks like a FIFO
- Supports any video resolution above 2x2 pixels*
- Supports 16, 24 or 32-bits per pixel
  e.g. 4:2:2 YCbCr, 4:4:4 YCbCr, 24-bit RGB etc.
- Supports frame skip and frame repeat
- Programmable memory burst size
- System diagnostics to monitor performance
- Single 32-bit R/W port to external memory
- Optimized for all synchronous memory types
- Fully scalable for any number of video inputs
- FPGA clock rates of 350MHz+

* External memory permitting


Video Frame Buffer Genlock 0


By cascading a number of Video Frame buffer modules in parallel, multiple asynchronous video sources may be buffered and genlocked together.


Video Frame Buffer Genlock 1

Low-cost Xilinx® Spartan-6 reference design available on request

Spartan 6

Applications

- Buffering video frames in external memory
- Real-time digital video applications
- Genlocking of multiple video sources
- Adapting to different pixel rates and frame rates
- Essential component in video processing pipelines

View full product datasheet: Video frame buffer

Details
Spacer
 
SKU SKU55
Price: $3000.00

Options
Spacer
 
Quantity 1 (this product is downloadable)

Add to Cart    
Add to wish list


 

Spacer
 
FIFOs, Datapath and Pipeline Elements Peripheral and Communications Interfaces Caches and Memory Management Fixed-point Mathematics IEEE Floating-point Mathematics Digital Signal Processing Digital Modulation Digital Video Processing
10 pixel spacer
ZIPcores footer bar section 1 Copyright © 2008-2010 ZIPcores ZIPcores footer bar section 2
PayPal logo Credit card logos