ZIPcores IP Cores for FPGA, CPLD and ASIC ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC   ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC
Search: Go button Advanced search
ZIPcores IP Cores for FPGA, CPLD and ASIC
10 pixel spacer
ZIPcores home What we do What we provide How it works Testimonials List of cores Contact and Support Request a core
10 pixel spacer
 Digital Video Processing
ZIPcores - Digital Video Processing - Versatile Video Controller

Printable version

Versatile Video Controller

Versatile Video Controller 

General Description

The VVC core is a high-performance, feature-rich video co-processor core with dual asynchronous video inputs and a single synchronized video output. Full HD1080p resolutions are supported with refresh rates up to 100 FPS. Ideal for real-time video processing applications.

Key Design Features

- Dual asynchronous 24-bit RGB video inputs
- Single 24-bit RGB synchronized output
- High-spec dual polyphase video scalers
- Alpha-blending /mixing operations
- Moveable video windows (BitBlt)
- Video overlays (PiP)
- Programmable background colours
- Text and 2D-graphic overlay option
- Frame skip and frame repeat functions
- Generic 128-bit memory interface
- Optimized for all synchronous memory types
- Internal architecture supports 128-bits/clock
- Simple to program via a 12-bit register i/f
- Fully featured diagnostics and metrics
- Resolutions of HD1080p or better
- Typical FPGA clock rates of 200MHz+


VVC core 1


VVC core 2

Low-cost Xilinx® Spartan-6 reference design available on request

Spartan 6

Applications

- Set-top boxes
- HD TVs and flat panel displays
- High-resolution home media solutions
- Real-time digital video applications with
  high frame rates and resolutions of HD1080p

View full product datasheet: Versatile Video Controller

Details
Spacer
 
SKU SKU58
Price: $7500.00

Options
Spacer
 
Quantity 1 (this product is downloadable)

Add to Cart    
Add to wish list


 

Spacer
 
FIFOs, Datapath and Pipeline Elements Peripheral and Communications Interfaces Caches and Memory Management Fixed-point Mathematics IEEE Floating-point Mathematics Digital Signal Processing Digital Modulation Digital Video Processing
10 pixel spacer
ZIPcores footer bar section 1 Copyright © 2008-2010 ZIPcores ZIPcores footer bar section 2
PayPal logo Credit card logos