ZIPcores IP Cores for FPGA, CPLD and ASIC ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC   ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC
Search: Go button Advanced search
ZIPcores IP Cores for FPGA, CPLD and ASIC
10 pixel spacer
ZIPcores home What we do What we provide How it works Testimonials List of cores Contact and Support Request a core
10 pixel spacer
 Peripheral and Communications Interfaces
Zipcores - Peripheral and Communications Interfaces - Ultra-Speed LVDS (SERDES) Transceiver

Ultra-Speed LVDS (SERDES) Transceiver

Ultra-Speed LVDS (SERDES) Transceiver 

General Description

Fully custom LVDS (SERDES) transceiver solution for Xilinx®, Altera® or Lattice® FPGAs. The design provides typical serial data rates of ~1Gbits/s per lane over distances of up to 1m. Ideal for higher-speed serial interfaces and the transport of high-bandwidth digital video.

Note that this is a technology specific design. Please contact Zipcores with your interface requirements and FPGA choice, and we would be happy to provide a solution for you.

Key Design Features

- Fully custom solution
- Separate Tx/Rx pair
- Any number of data lanes
- Any parallel data width
- Any parallel-to-serial mux ratio
- Data rates of up to 1Gbits/s per lane
- Bitwise data alignment at Receiver
- No Receiver source clock required
- Robust and simple to implement
  using cheap CAT5E Ethernet cable

LVDS SERDES

Applications

- Very-high bandwidth SERDES interfaces
- Implementation of 'Virtual' ribbon cable
- Transport of high-bandwidth digital video
- Point-to-Point comms over short distances
- Connectivity with industry standards such as
  Camera-link®, Channel-link®, FlatLink®, MIPI etc.

Details
Spacer
 
SKU SKU71
Price: $2500.00

Options
Spacer
 
Quantity 1 (this product is downloadable)

Add to Cart    


 

Spacer
 
FIFOs, Datapath and Pipeline Elements Peripheral and Communications Interfaces Caches and Memory Management Fixed-point Mathematics IEEE Floating-point Mathematics Digital Signal Processing Digital Modulation Digital Video Processing
10 pixel spacer
ZIPcores footer bar section 1 Copyright © 2008-2012 Zipcores ZIPcores footer bar section 2
PayPal logo Credit card logos