Synchronous FIFO

Synchronous FIFO
SKU SKU40
$500.00
Quantity
1 (this product is downloadable)

General Description

General purpose synchronous FIFO with configurable depth and data width. The component follows a simple valid-ready pipeline interface protocol and features full/empty flags and a FIFO fullness counter. The FIFO can be configured to use register or RAM-based storage.

Key Design Features

- Fully synchronous design
- Configurable depth and data width
- Register or RAM-based storage
- Full/Empty flags and FIFO fullness counter
- Simple valid-ready streaming protocol
- Compatible with AMBA® AXI4-stream, Altera® Avalon-ST and Xilinx® local-link
- 1 cycle latency

Applications

- General purpose buffering
- Adapting to different data rates
- Interfacing between other pipeline elements
- Datapath timing improvements

View datasheet

Synchronous FIFO

: *
: *
: *
 
 
VHDL to Verilog translation service
VHDL to Verilog translation service
desc here
$0.00
ADS-B 978 MHz (UAT) Receiver
ADS-B 978 MHz (UAT) Receiver
desc here
$0.00
Ultra-speed FIR Filter
Ultra-speed FIR Filter
desc here
$1500.00
Arctan Function
Arctan Function
desc here
$1500.00
RF-DSP Development Board
RF-DSP Development Board
desc here
$2500.00
IP Core upgrade package
IP Core upgrade package
desc here
$0.00
Pipeline Register
Pipeline Register
desc here
$250.00
UART Serial Interface Controller
UART Serial Interface Controller
desc here
$1500.00
I2C Slave Serial Interface Controller
I2C Slave Serial Interface Controller
desc here
$1500.00