Synchronous FIFO

Synchronous FIFO
SKU SKU40
$500.00
Quantity
1 (this product is downloadable)

General Description

General purpose synchronous FIFO with configurable depth and data width. The component follows a simple valid-ready pipeline interface protocol and features full/empty flags and a FIFO fullness counter. The FIFO can be configured to use register or RAM-based storage.

Key Design Features

- Fully synchronous design
- Configurable depth and data width
- Register or RAM-based storage
- Full/Empty flags and FIFO fullness counter
- Simple valid-ready streaming protocol
- Compatible with AMBA® AXI4-stream, Altera® Avalon-ST and Xilinx® local-link
- 1 cycle latency

Applications

- General purpose buffering
- Adapting to different data rates
- Interfacing between other pipeline elements
- Datapath timing improvements

View datasheet

Synchronous FIFO

: *
: *
: *
Type the characters you see in the picture:


*
Floating-point Square-root
Floating-point Square-root
desc here
$2000.00
HD-Video Development Board
HD-Video Development Board
desc here
$2500.00
Floating-point Divider
Floating-point Divider
desc here
$2000.00
ADS-B 978 MHz (UAT) Receiver
ADS-B 978 MHz (UAT) Receiver
desc here
$0.00
Asynchronous FIFO
Asynchronous FIFO
desc here
$750.00
Symmetrical FIR Filter
Symmetrical FIR Filter
desc here
$1500.00
ADS-B 1090 MHz (ES) Receiver
ADS-B 1090 MHz (ES) Receiver
desc here
$0.00
N-channel Multiplexed FIR Filter
N-channel Multiplexed FIR Filter
desc here
$3500.00
Motion-adaptive Video Deinterlacer
Motion-adaptive Video Deinterlacer
desc here
$8000.00