

Key Design Features

- Synthesizable, technology independent VHDL Core
- Asynchronous video input
- Output video synchronized to the system clock
- Output supports full flow control permitting output pixels to be stalled – or even whole frames if necessary
- Supports any video resolution above 2x2 pixels¹
- Supports 16, 24 or 32-bits per pixel (e.g. 4:4:2 YCbCr, 4:4:4 YCbCr, 24-bit RGB etc.)
- Frame skip and frame repeat functionality - to compensate for different input/output frame rates and pixel rates
- Generic 32-bit external memory interface
- Programmable memory burst size
- Linear bursts minimise page-breaks in synchronous memory architectures
- Ideal for interfacing to all types of memory such as SRAM, SDRAM, DDR, DDR2, DDR3 etc.
- Small implementation size
- Supports FPGA clock rates in excess of 333MHz²

Applications

- Buffering video frames in external memory
- Real-time digital video applications
- Genlocking of multiple video sources
- Adapting to different pixel-clock rates and frame rates
- Essential component in video processing pipelines

Generic Parameters

VIDEO INPUT SPECIFICATION

Generic name	Description	Type	Valid range
bits_per_pixel	Input video bits per pixel	integer	16, 24 or 32
pixels_per_line	Number of pixels in each line of input video	integer	≥ 2
lines_per_frame	Number of lines in each frame of input video	integer	≥ 2

¹ External memory permitting

² Xilinx Virtex 5 FPGA used as a benchmark

Block Diagram




Figure 1: Video frame buffer architecture

Generic Parameters cont ..

MEMORY INTERFACE SPECIFICATION

Generic name	Description	Type	Valid range
mem_read_latency	Max latency of a memory read in system clock cycles	integer	≥ 0
mem_start_addr	Start address in memory of frame buffer (32-bit aligned)	integer	≥ 0
mem_burst_size	Size of memory read/write burst (in 32-bit words)	integer	≤ 512 (recommended)
mem_frame_size	Size of one frame (in 32-bit words)	integer	(pixels_per_line * lines_per_frame * bits_per_pixel) / 32
mem_frame_repeat	Enable/disable frame repeat mode	boolean	True/False

Pin-out Description

SYSTEM SIGNALS

Pin name	I/O	Description	Active state
clk	in	Synchronous system clock	rising edge
reset	in	Asynchronous system reset	low
fb_skip	out	Frame skip strobe	high-pulse
fb_repeat	out	Frame repeat strobe	high-pulse
fb_err_ovfl1	out	Input overflow error	high
fb_err_ovfl2	out	Output overflow error	high

ASYNCHRONOUS INPUT VIDEO INTERFACE

Pin name	I/O	Description	Active state
pixin_clk	in	Input pixel clock	rising edge
pixin [bits_per_pixel - 1:0]	in	Input pixel	data
pixin_sof	in	Start of frame flag (first pixel in frame)	high
pixin_val	in	Input pixel valid	high

SYNCHRONOUS OUTPUT VIDEO INTERFACE

Pin name	I/O	Description	Active state
pixout [bits_per_pixel - 1:0]	out	Output pixel	data
pixout_vsync	out	Vertical sync flag (first pixel in frame)	high
pixout_hsync	out	Horizontal sync flag (first pixel in line)	high
pixout_val	out	Output pixel valid	high
pixout_rdy	in	Ready to accept output pixel (handshake signal)	high

GENERIC 32-BIT MEMORY INTERFACE

Pin name	I/O	Description	Active state
mem_rw	out	Memory read / write flag	0: write 1: read
mem_wdata [31:0]	out	Memory write data	data
mem_addr [31:0]	out	Memory read / write address	data
mem_addr_val	out	Memory request valid	high
mem_addr_rdy	in	Ready to accept memory request (handshake signal)	high
mem_rdata [31:0]	in	Memory read data	data
mem_rdata_val	in	Memory read data valid	high

General Description

VID_FRAME_BUFFER (VFB) is a high-speed multi-format video frame buffer that asynchronously samples an input video stream and buffers it in an external memory. Output pixels are read out of the buffer and synchronised to the system clock domain. The VFB is capable of very high-speed operation - easily exceeding 333MHz operation on standard FPGA platforms.

The VFB will automatically adapt to different input and output frame rates. If the input frame rate is too high, then the VFB will cleanly drop or 'skip' an input frame. Likewise, if the output frame rate is higher than the input frame rate, then frames will be repeated³. The result is a system that seamlessly adapts to the different frame rates at the input and output of the VFB.

The memory port is a generic 32-bit read/write interface that may be connected to a wide variety of memory types and memory controllers. Requests are sent as a sequential linear burst that is optimized for transfers over synchronous memory.

By using a series of VFB modules in parallel, multiple asynchronous video-sources may be synchronized or 'Genlocked' together. Figure 1. shows the architecture of the Video Frame Buffer in more detail.

Input video interface

The VFB supports any input pixel format as long as the pixels are aligned to a 16, 24 or 32-bit word boundary. Input pixels are sampled on the rising-edge of *pixin_clk* when *pixin_val* is high. The signal *pixin_sof* is an active high flag that is coincident with the first pixel of the input frame.

Note that the input video interface is free running and non-stallable. If the input frame rate is too high for the bandwidth available, then input frames will be dropped.

Output video interface

Pixels flow out of the VFB in accordance with the valid-ready pipeline protocol. This protocol is used by all Zipcores video IP, and allows for simple connectivity between modules.

Output pixels and syncs are transferred out of the VFB on the rising clock-edge of *clk* when *pixin_val* and *pixin_rdy* are both high. The output is fully stallable, allowing pixels (or even whole frames) to be held back by asserting *pixout_rdy* low. In order to identify the boundary between frames and lines, the sync signals *pixout_vsync* and *pixout_hsync* are provided. The *vsync* signal is asserted with the first output pixel of a frame and the *hsync* signal is asserted with the first output pixel of a line.

Generic memory interface

The memory interface is a generic single-ported 32-bit read/write type that may be connected to a wide variety of memories and memory controllers.

Each memory request is sent using the valid-ready protocol. A request is transferred on a rising clock-edge when *mem_addr_val* and *mem_addr_rdy* are asserted high. If the request is a write then the flag *mem_rw* is asserted low. For a memory read, then the *mem_rw* flag is asserted high. The *mem_addr* signal is common to both read and write requests.

³ Assuming frame-repeat mode is enabled

Requests are sent as a sequential linear burst with the number of words in each burst being controlled by the generic parameter *mem_burst_size*. The burst size controls the number of sequential read or write requests. Setting a larger burst size will increase the number linear accesses to memory and potentially lower the number of page-breaks. Conversely, making the burst size too large may starve the next read or write request of memory bandwidth. For this reason, care should be taken when selecting this parameter.

The generic parameter *mem_read_latency* defines the maximum expected latency of a memory read (in system clock cycles). This is the number of cycles that the read data might be 'tied up' in the pipeline before it reaches the VFB. It is important that this value is set to the maximum possible latency in order to avoid overflows in the output FIFO.

Finally, the generic parameter *mem_frame_size* defines the size of one complete frame of input video in 32-bit words. The parameter *mem_start_addr* defines where frame-buffer should start in physical memory. Figure 2. shows a system memory map.




Figure 2: System memory map

System flags and diagnostic signals

The *fb_skip* flag is an active high strobe that pulses high every time an input frame is dropped. This signal shows activity when the input frame rate is higher than the output frame rate. Conversely, the *fb_repeat* flag pulses high every time an output frame is repeated. This signal will be active when the output frame rate is higher than the input frame rate. Figure 3. shows the relationship between the output frames and frame repeat/skip flags.




Figure 3: Frame repeat and frame skip flags

In order to maintain a steady video output display, the designer should aim for a well balanced system where the incidence of frame skip and frame repeat is reduced.

The most important diagnostic flags to take note of are the signals *fb_err_ovfl1* and *fb_err_ovfl2*. The signal *fb_err_ovfl1* indicates that the input FIFOs have overflowed. An input FIFO overflow condition occurs when the input pixel rate is too high. The signal *fb_err_ovfl2* indicates that the output read FIFOs have overflowed⁴.

The only way to recover from an overflow error condition is to assert a system reset. On reset, the VFB will resynchronize to the next input frame and operation will continue as normal.

Practical system considerations

(a) Internally, the VFB is 32-bit word aligned. This means that the size of a single video frame must be divisible by an integer number of 32-bit words. In particular, the following calculation must result in a whole number:

$$\text{words_per_frame} = \frac{(\text{pixels_per_line} * \text{lines_per_frame} * \text{bits_per_pixel})}{32}$$

(b) As the memory interface divides each frame into discrete bursts of 32-bit words, the size of a single video frame must be divisible by the memory burst size. Likewise, the following calculation must result in a whole number:

$$\text{bursts_per_frame} = \frac{\text{words_per_frame}}{\text{mem_burst_size}}$$

⁴ See cases (c) and (f) - Practical system considerations

For common video resolutions, the parameters *words_per_frame* and *mem_burst_size* generally come out as integer numbers. However, for more obscure user-defined video modes, the input video resolution or burst size may need to be adjusted to give integer values.

(c) There comes a point when the input pixel data rate becomes too high for the VFB to tolerate and the input pixel FIFOs overflow. When this happens, even the dropping of individual input frames will not work, as the instantaneous pixel-rate exceeds the maximum bandwidth available. Assuming an 'ideal', non-stalling memory interface where the bandwidth is shared equally between reads and writes, then the minimum system clock frequency required for a given input pixel clock frequency is given by:

$$\text{system_clock_frequency} \geq (\text{pixel_clock_frequency} * \text{bits_per_pixel}/32) * 2$$

As an example, consider a 65MHz input pixel clock at 24-bits/pixel. The minimum system clock frequency allowed to avoid internal overflow would be: $65 * 24 / 32 * 2 = 97.5\text{MHz}$. In practice, however, a higher system clock-frequency is often required to compensate for inefficiencies in the memory interface - e.g. page-breaks, auto-refresh etc.

(d) In order to minimize the performance bottleneck at the memory interface, the external memory should be clocked at the system clock frequency or better.

$$\text{memory_clock_frequency} \geq \text{system_clock_frequency}$$

(e) The external memory should be large enough to accommodate up to 4 frames of video. The size in 32-bit words is given by:

$$\text{memory_size (32-bit)} \geq (\text{pixels_per_line} * \text{lines_per_frame} * \text{bits_per_pixel} * 4) / 32$$

For example, consider an XGA (1024x768) input source at 16-bits/pixel. In this case, a minimum memory size of: $1024 * 768 * 16 * 4 / 32 = 1.5\text{M} \times 32\text{-bit}$ would be required. A 2M x 32-bit memory would be a good choice in this instance.

(f) The sum of the memory burst size and the memory read latency must not exceed 1024. This ensures that the internal read data FIFO will not overflow. For this reason, the following relationship must be observed:

$$(\text{mem_burst_size} + \text{mem_read_latency}) \leq 1024$$

It is recommended that a conservative setting for maximum read latency is set to avoid potential read overflows. If a very high memory read latency is expected, then please contact Zipcores and the amount of internal buffering can be adjusted accordingly.

Functional Timing

Async input video interface

Figure 4 shows the signalling at the input to the VFB. The input pixel and the sof flag are sampled on the rising edge of *pixin_clk* when *pixin_val* is high. When *pixin_val* is de-asserted then the input pixel is ignored.




Figure 4: Input video interface timing

Synchronous output video interface

Output pixels and syncs are transferred out of the VFB on the rising clock-edge of *clk* when *pixin_val* and *pixin_rdy* are both high. If *pixin_rdy* is held low, then the output is stalled and the frame-buffer will buffer input pixels (or whole frames) until *pixin_rdy* is asserted high again. Figure 5 shows the output video timing at the start of a new output frame. Both *pixin_vsync* and *pixin_hsync* are asserted high with the first pixel of a new frame.




Figure 5: Output video interface timing – start of new output frame

Figure 6 demonstrates the timing at the start of a new line. A new line begins with *pixin_hsync* coincident with the first pixel. The signal *pixin_vsync* is held low.




Figure 6: Output video timing - start of new output line

Generic 32-bit memory interface

Figure 7. shows a series of write bursts to memory. In this particular example, the parameter *mem_burst_size* has been set to 4⁵. Each memory burst is a block write of 4 words. The addresses are guaranteed to be sequential within a burst. Between bursts, the *mem_addr_valid* signal is de-asserted for one cycle.

At any point during the write transfer, the handshake signal *mem_addr_rdy* may be asserted low. In the low state, the memory request is stalled until *mem_addr_rdy* is asserted high again.




Figure 7: Memory write burst timing (burst size of 4)

The timing is very similar for a read burst. Figure 8. shows a single read burst and corresponding read data returned from memory.




Figure 8: memory read burst timing (burst size of 4)

⁵ A larger burst size is advised for synchronous memory types to reduce page-breaks. A burst size of 4 is shown for example only.

Source File Description

All source files are provided as text files coded in VHDL. The following table gives a brief description of each file.

Source file	Description
video_in.txt	Text-based source video file
video_src_reader.vhd	Reads text-based source video file
mem_model_pack.vhd	Memory model functions
ram_model.vhd	Single port memory model
mem_model_1Mx32bit.vhd	Large 1Mx32 memory model
pipeline_reg.vhd	Pipeline register element
vid_in_reg.vhd	Video input register
vid_out_reg.vhd	Video output register
vid_async_fifo.vhd	Asynchronous pixel FIFO
vid_sync_fifo.vhd	Synchronous pixel FIFO
vid_sync_fifo_reg.vhd	Sync FIFO internal register
ram_dp_w_r.vhd	Dual port RAM component
vid_align_frame.vhd	Aligns pixels to the start of frame
vid_pack32.vhd	Pixel packer
pack_16_to_32.vhd	16-bit to 32-bit packer
pack_24_to_32.vhd	24-bit to 32-bit packer
pack_32_to_32.vhd	32-bit to 32-bit feed-through
vid_frame_fifo.vhd	Main frame-FIFO controller
vid_mem_write.vhd	Memory write burst controller
vid_mem_read.vhd	Memory read burst controller
vid_mem_arb.vhd	Memory R/W arbiter
vid_unpack32.vhd	Pixel unpacker
unpack_16_to_32.vhd	32-bit to 16-bit unpacker
unpack_24_to_32.vhd	32-bit to 24-bit unpacker
unpack_32_to_32.vhd	32-bit to 32-bit feed-through
vid_sync_regen.vhd	Video sync generator
vid_frame_buffer.vhd	Top-level component
vid_frame_buffer_bench.vhd	Top-level test bench

Functional Testing

An example VHDL testbench is provided for use in a suitable VHDL simulator. The compilation order of the source code is the same order as described in the source file description above.

The VHDL testbench instantiates the VID_FRAME_BUFFER component and the user may modify the generic parameters in order to set up the desired test conditions.

The source video for the simulation is generated by the video source-reader component. This component reads a text-based file which contains the RGB pixel data. The text file is called *video_in.txt* and should be placed in the top-level simulation directory.

The file *video_in.txt* follows a simple format which defines the state of signals: *pixin_val*, *pixin_sof*, and *pixin* on a clock-by-clock basis. An example file for a 24-bit/pixel input source might be the following:

```
1 1 000000 # pixel 0, frame 0
1 0 111111 # pixel 1, frame 0
0 0 000000 # don't care!
1 0 222222 # pixel 2, frame 0
1 0 333333 # pixel 3, frame 0
.
.
1 1 000000 # pixel 0 frame 1
1 0 111111 # pixel 1 frame 1 etc.
```

In this example, the first line of the *video_in.txt* file asserts the input signals *pixin_val* = 1, *pixin_sof* = 1, and *pixin* = 0x000000, the second line asserts the input signals *pixin_val* = 1, *pixin_sof* = 0, and *pixin* = 0x111111 etc.

The simulation must be run for at least 30 ms during which time an output text file called *video_out.txt* will be generated. This file contains a sequential list of output pixels in a similar format. Each line defines the state of the signals: *pixout_val*, *pixout_vsync*, *pixout_hsync* and *pixout*. An example output file might be:

```
1 1 1 000000 # pixel 0, frame 0, line 0
1 0 0 111111 # pixel 1, frame 0, line 0
1 0 0 222222 # pixel 2, frame 0, line 0
1 0 0 333333 # pixel 3, frame 0, line 0
1 0 0 444444 # pixel 4, frame 0, line 0
1 0 0 555555 # pixel 5, frame 0, line 0
1 0 0 666666 # pixel 6, frame 0, line 0
1 0 0 777777 # pixel 7, frame 0, line 0
1 0 1 000000 # pixel 0, frame 0, line 1
1 0 0 111111 # pixel 1, frame 0, line 1
.
.
1 1 1 000000 # pixel 0, frame 1, line 0
1 0 0 000000 # pixel 1, frame 1, line 0 etc.
```

In the example test provided, a series of 8 frames of QVGA (320x240) as 24-bit RGB video are buffered in the VFB. Each video frame is numbered 1 to 4 in sequence to ensure that the frame output order is correct. The results of the simulation are shown in Figure 9.



Figure 9: VFB
simulation output - 8
frames in sequence

Synthesis

The files required for synthesis and the design hierarchy is shown below:

- vid_frame_buffer
 - vid_in_reg.vhd
 - vid_async_fifo.vhd
 - vid_align_frame.vhd
 - vid_pack_32.vhd
 - pack_16_to_32.vhd
 - pack_24_to_32.vhd
 - pack_32_to_32.vhd
 - vid_sync_fifo
 - ram_dp_w_r.vhd
 - vid_sync_fifo_reg.vhd
 - vid_frame_fifo.vhd
 - vid_mem_write.vhd
 - vid_mem_read.vhd
 - vid_mem_arb.vhd
 - pipeline_reg.vhd
 - vid_sync_fifo.vhd
 - ram_dp_w_r.vhd
 - vid_sync_fifo_reg.vhd
 - vid_unpack32.vhd
 - unpack_32_to_16
 - unpack_32_to_24
 - unpack_32_to_32
 - vid_sync_regen.vhd
 - vid_out_reg.vhd
 - pipeline_reg.vhd

The VHDL core is designed to be technology independent. However, as a benchmark, synthesis results have been provided for the Xilinx Virtex 5 and the Altera Stratix III series of FPGA devices. The lowest and highest speed grade devices have been chosen in both cases for comparison.

No special synthesis constraints are required. However, setting frame repeat mode to false will generally result in a slightly faster design. Trial synthesis results are shown with the generic parameters set to: bits_per_pixel = 24, pixels_per_line = 320, lines_per_frame = 240, mem_read_latency = 50, mem_start_addr = 0, mem_burst_size = 64, mem_frame_size = 57600, mem_frame_repeat = false.

Resource usage is specified after Place and Route.

VIRTEX 5

Resource type	Quantity used
Slice register	715
Slice LUT	859
Block RAM	2
DSP48	0
Clock frequency (worst case)	246 MHz
Clock frequency (best case)	336 MHz

STRATIX III

Resource type	Quantity used
Register	1094
ALUT	680
Block Memory bit	65936
DSP block 18	0
Clock frequency (worse case)	290 MHz
Clock frequency (best case)	380 MHz

Revision History

Revision	Change description	Date
1.0	Initial revision	02/02/2010
1.1	Added practical design considerations section	04/03/2010