ZIPcores IP Cores for FPGA, CPLD and ASIC ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC   ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC
Search: Go button Advanced search
ZIPcores IP Cores for FPGA, CPLD and ASIC
10 pixel spacer
ZIPcores home What we do What we provide How it works Testimonials List of cores Contact and Support Request a core
10 pixel spacer
 Digital Modulation
ZIPcores - Digital Modulation - RF Power Amplifier Precorrection System

Printable version

RF Power Amplifier Precorrection System

RF Power Amplifier Precorrection System 

General Description

Digital Precorrection (Predistortion) system used to compensate for the non-linearity of an RF power amplifier. Compensates for both Gain and Phase. The design may be used in open-loop configuration or in closed-loop configuration as part of an adaptive precorrection system. Complex LUT stores the inverse (AM-AM) and (AM-PM) characteristics of the Amplifier. Optional choice of programming interfaces (I2C, SPI or UART) may be provided as an extra.

Key Design Features

- Corrects the PA Gain and Phase responses
- 16-bit signed (I/Q) inputs and outputs
- 256x32-bit LUT to store inverse PA characteristic
- LUT initialized at compile time or modified in-circuit
- Suitable for open or closed-loop operation
- Operation at Baseband or IF frequencies
- Typical improvements of 20dBs in the 'shoulders'
- Pipeline latency of only 8 clock cycles
- FPGA sample rates of 180 MHz+

OFDM spectrum precorrected

Applications

- Linearization for Mobile base-stations
- Linearization for Digital-TV Broadcasting
- Precorrection of any type of digitally modulated
  signal where the signal envelope varies and
  therefore the instantaneous input power
  e.g. UMTS, WCDMA, OFDM etc.

View full product datasheet: RF Power Amplifier Precorrection System

Details
Spacer
 
SKU SKU35
Price: $3000.00

Options
Spacer
 
Quantity 1 (this product is downloadable)

Add to Cart    
Add to wish list


 

Spacer
 
FIFOs, Datapath and Pipeline Elements Peripheral and Communications Interfaces Caches and Memory Management Fixed-point Mathematics IEEE Floating-point Mathematics Digital Signal Processing Digital Modulation Digital Video Processing
10 pixel spacer
ZIPcores footer bar section 1 Copyright © 2008-2010 ZIPcores ZIPcores footer bar section 2
PayPal logo Credit card logos