ZIPcores IP Cores for FPGA, CPLD and ASIC ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC   ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC
Search: Go button Advanced search
ZIPcores IP Cores for FPGA, CPLD and ASIC
10 pixel spacer
ZIPcores home What we do What we provide How it works Testimonials List of cores Contact and Support Request a core
10 pixel spacer
 Fixed-point Mathematics
ZIPcores - Fixed-point Mathematics - Pipelined Square Root with generic width

Printable version

Pipelined Square Root with generic width

Pipelined Square Root with generic width 

General Description

Function y = √x is a fully scalable square-root function with configurable data width. Inputs and outputs are unsigned integers. An n-bit input value will generate an output result with n/2 integer bits and n/2 fraction bits. Very useful in digital processing when the magnitude of a vector or complex signal must be calculated.

Key Design Features

- Function f(x) = √x
- Input values as unsigned integers
- Output values as unsigned integers
- N-bit value -> n/2 integer bits, n/2 fraction bits
- Configurable data width
- High-speed fully pipelined architecture
- Optimization mode for speed/area trade off

Applications

- Fundamental unit in digital processing functions
- Square root of integers and fixed-point values
- Magnitude of vectors and complex signals

View full product datasheet: Pipelined Square Root

Details
Spacer
 
SKU SKU22
Price: $500.00

Options
Spacer
 
Quantity 1 (this product is downloadable)

Add to Cart    
Add to wish list


 

Spacer
 
FIFOs, Datapath and Pipeline Elements Peripheral and Communications Interfaces Caches and Memory Management Fixed-point Mathematics IEEE Floating-point Mathematics Digital Signal Processing Digital Modulation Digital Video Processing
10 pixel spacer
ZIPcores footer bar section 1 Copyright © 2008-2010 ZIPcores ZIPcores footer bar section 2
PayPal logo Credit card logos