ZIPcores IP Cores for FPGA, CPLD and ASIC ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC   ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC
Search: Go button Advanced search
ZIPcores IP Cores for FPGA, CPLD and ASIC
10 pixel spacer
ZIPcores home What we do What we provide How it works Testimonials List of cores Contact and Support Request a core
10 pixel spacer
 Fixed-point Mathematics
Zipcores - Fixed-point Mathematics - Pipelined Multiplier with generic width and depth

Pipelined Multiplier with generic width and depth

Pipelined Multiplier with generic width and depth 

General Description

Function y = a * b is a high-speed multiplier with configurable width and depth. Inputs and outputs may be specified as either signed or unsigned values. Forms a fundamental building block in all digital processing functions.

Key Design Features

- Function y = a * b
- Input values as signed or unsigned numbers
- Output values as signed or unsigned numbers
- Configurable data width and pipeline depth
- High-speed fully pipelined architecture
- Equally suited to LUT or macro-based designs

Applications

- Fixed-point mathematics
- Fundamental unit in all digital processing functions

View full product datasheet: Pipelined Multiplier

Details
Spacer
 
SKU SKU20
Price: $500.00

Options
Spacer
 
Quantity 1 (this product is downloadable)

Add to Cart    


 

Spacer
 
FIFOs, Datapath and Pipeline Elements Peripheral and Communications Interfaces Caches and Memory Management Fixed-point Mathematics IEEE Floating-point Mathematics Digital Signal Processing Digital Modulation Digital Video Processing
10 pixel spacer
ZIPcores footer bar section 1 Copyright © 2008-2012 Zipcores ZIPcores footer bar section 2
PayPal logo Credit card logos