Pipelined Divider

Pipelined Divider
SKU SKU21
$1500.00
Quantity
1 (this product is downloadable)

General Description

Function y = a / b is a very high-speed divider with configurable dividend and divisor width. Inputs and outputs may be specified as either signed or unsigned values. Generates the quotient and remainder after division and includes a flag for a divide by zero exception. Fully scalable alternative to using large LUT-based dividers.

Key Design Features

- Function y = a / b
- Input values as signed or unsigned integers
- Output values as signed or unsigned integers
- Configurable dividend and divisor width
- Quotient, remainder and divide by zero outputs
- High-speed fully pipelined architecture
- Optimization mode for speed/area trade off
- 400MHz+ operation on basic FPGA platforms
- Fully scalable design

Applications

- Fundamental unit in digital processing functions
- Division of integers and fixed-point numbers
- Implementation of reciprocal function f(x) = 1/x

View datasheet

Pipelined Divider

: *
: *
: *
 
 
RF-DSP Development Board
RF-DSP Development Board
desc here
$2500.00
VHDL to Verilog translation service
VHDL to Verilog translation service
desc here
$0.00
ADS-B 978 MHz (UAT) Receiver
ADS-B 978 MHz (UAT) Receiver
desc here
$0.00
Ultra-speed FIR Filter
Ultra-speed FIR Filter
desc here
$1500.00
Arctan Function
Arctan Function
desc here
$1500.00
IP Core upgrade package
IP Core upgrade package
desc here
$0.00
Pipeline Register
Pipeline Register
desc here
$250.00
UART Serial Interface Controller
UART Serial Interface Controller
desc here
$1500.00
Digital Video Overlay Module
Digital Video Overlay Module
desc here
$3500.00