Pipelined Divider

Pipelined Divider
SKU SKU21
$1500.00
Quantity
1 (this product is downloadable)

General Description

Function y = a / b is a very high-speed divider with configurable dividend and divisor width. Inputs and outputs may be specified as either signed or unsigned values. Generates the quotient and remainder after division and includes a flag for a divide by zero exception. Fully scalable alternative to using large LUT-based dividers.

Key Design Features

- Function y = a / b
- Input values as signed or unsigned integers
- Output values as signed or unsigned integers
- Configurable dividend and divisor width
- Quotient, remainder and divide by zero outputs
- High-speed fully pipelined architecture
- Optimization mode for speed/area trade off
- 400MHz+ operation on basic FPGA platforms
- Fully scalable design

Applications

- Fundamental unit in digital processing functions
- Division of integers and fixed-point numbers
- Implementation of reciprocal function f(x) = 1/x

View datasheet

Pipelined Divider

: *
: *
: *
 
 
Symmetrical FIR Filter
Symmetrical FIR Filter
desc here
$1500.00
Binary-FSK Demodulator
Binary-FSK Demodulator
desc here
$5500.00
Synchronous FIFO
Synchronous FIFO
desc here
$500.00
Sine Function
Sine Function
desc here
$1500.00
UART Serial Interface Controller
UART Serial Interface Controller
desc here
$1500.00
Pipeline Register
Pipeline Register
desc here
$250.00
SinCos Function
SinCos Function
desc here
$2500.00
I2C Slave Serial Interface Controller
I2C Slave Serial Interface Controller
desc here
$1500.00
Custom test product
Custom test product
desc here
$1.00