Pipeline Register

Pipeline Register
SKU SKU24
$500.00
Quantity
1 (this product is downloadable)

General Description

Self-flushing register element with a configurable data width. Data flows in and out of the register in accordance with a simple valid-ready pipeline interface protocol. The component is used as a fundamental building block in pipelined architectures.

Key Design Features

- Fully synchronous design
- Configurable data width
- Simple valid-ready streaming protocol
- Compatible with AMBA® AXI4-stream, Altera® Avalon-ST and Xilinx® local-link
- Self flushing architecture
- 1 cycle latency

Applications

- High-speed data streaming interfaces - e.g. DSP and video
- Interfacing between other pipeline elements
- Registering the datapath to improve timing
- Registering the datapath on and off chip
- Simple buffering

View datasheet

Pipeline register

: *
: *
: *
 
 
Arctan Function
Arctan Function
desc here
$2000.00
High-Speed LVDS (SERDES) Transceiver
High-Speed LVDS (SERDES) Transceiver
desc here
$2000.00
RF-DSP Development Board
RF-DSP Development Board
desc here
$3000.00
Asynchronous FIFO
Asynchronous FIFO
desc here
$1000.00
Symmetrical FIR Filter
Symmetrical FIR Filter
desc here
$2000.00
Synchronous FIFO
Synchronous FIFO
desc here
$1000.00
Binary-FSK Demodulator
Binary-FSK Demodulator
desc here
$6000.00
Motion-adaptive Video Deinterlacer
Motion-adaptive Video Deinterlacer
desc here
$9000.00
UART Serial Interface Controller
UART Serial Interface Controller
desc here
$2000.00