Pipeline Register

Pipeline Register
SKU SKU24
$250.00
Quantity
1 (this product is downloadable)

General Description

Self-flushing register element with a configurable data width. Data flows in and out of the register in accordance with a simple valid-ready pipeline interface protocol. The component is used as a fundamental building block in pipelined architectures.

Key Design Features

- Fully synchronous design
- Configurable data width
- Simple valid-ready streaming protocol
- Compatible with AMBA® AXI4-stream, Altera® Avalon-ST and Xilinx® local-link
- Self flushing architecture
- 1 cycle latency

Applications

- High-speed data streaming interfaces - e.g. DSP and video
- Interfacing between other pipeline elements
- Registering the datapath to improve timing
- Registering the datapath on and off chip
- Simple buffering

View datasheet

Pipeline register

: *
: *
: *
Type the characters you see in the picture:


*
Floating-point Square-root
Floating-point Square-root
desc here
$2000.00
HD-Video Development Board
HD-Video Development Board
desc here
$2500.00
Floating-point Divider
Floating-point Divider
desc here
$2000.00
ADS-B 978 MHz (UAT) Receiver
ADS-B 978 MHz (UAT) Receiver
desc here
$0.00
ADS-B 1090 MHz (ES) Receiver
ADS-B 1090 MHz (ES) Receiver
desc here
$0.00
Asynchronous FIFO
Asynchronous FIFO
desc here
$750.00
Symmetrical FIR Filter
Symmetrical FIR Filter
desc here
$1500.00
N-channel Multiplexed FIR Filter
N-channel Multiplexed FIR Filter
desc here
$3500.00
Motion-adaptive Video Deinterlacer
Motion-adaptive Video Deinterlacer
desc here
$8000.00