ZIPcores IP Cores for FPGA, CPLD and ASIC ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC   ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC
Search: Go button Advanced search
ZIPcores IP Cores for FPGA, CPLD and ASIC
10 pixel spacer
ZIPcores home What we do What we provide How it works Testimonials List of cores Contact and Support Request a core
10 pixel spacer
 Digital Signal Processing
Zipcores - Digital Signal Processing - N-channel Multiplexed FIR Filter

N-channel Multiplexed FIR Filter

N-channel Multiplexed FIR Filter 

General Description

Multi-channel FIR filter permits any number of inputs to be multiplexed into the same filter architecture. Much cheaper than using multiple FIR filter designs in parallel. Ideal for filtering dual-channel inputs such as complexed valued I/Q.

Key Design Features

- Systolic array for speed and scalability
- Up to 8 independent channels
- Resources shared between all channels
- Configurable coefficients
- Configurable data width
- Configurable number of taps
- Symmetric arithmetic rounding
- Output saturation or wrap modes
- Much cheaper than FIR filters in parallel
- FPGA sample rates in excess of 500 MHz
- Matlab® and FDAtool® compatible


Matlab

Applications

- High-speed filtering applications
- Efficient multi-channel filter designs
- Dual-channel inputs e.g. complex I/Q
- Parallel DSP architectures

View full product datasheet: N-channel multiplexed FIR Filter

Details
Spacer
 
SKU SKU66
Price: $2500.00

Options
Spacer
 
Quantity 1 (this product is downloadable)

Add to Cart    


 

Spacer
 
FIFOs, Datapath and Pipeline Elements Peripheral and Communications Interfaces Caches and Memory Management Fixed-point Mathematics IEEE Floating-point Mathematics Digital Signal Processing Digital Modulation Digital Video Processing
10 pixel spacer
ZIPcores footer bar section 1 Copyright © 2008-2012 Zipcores ZIPcores footer bar section 2
PayPal logo Credit card logos