ZIPcores IP Cores for FPGA, CPLD and ASIC ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC   ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC
Search: Go button Advanced search
ZIPcores IP Cores for FPGA, CPLD and ASIC
10 pixel spacer
ZIPcores home What we do What we provide How it works Testimonials List of cores Contact and Support Request a core
10 pixel spacer
 List of Cores
ZIPcores - IP Cores currently available

IP Cores currently available

 

Category IP Core Datasheet  pdf icon tiny
     
FIFOs, Datapath and Pipeline: Pipeline register with generic width pipeline_reg.pdf
  Synchronous FIFO with generic width and depth fifo_sync.pdf
  Asynchronous FIFO with generic width fifo_async.pdf
     
Peripheral and Comms I/F: I2C Master Serial Interface Controller i2c_master.pdf
  I2C Slave Serial Interface Controller i2c_slave.pdf
  SPI Master Serial Interface Controller spi_master.pdf
  SPI Slave Serial Interface Controller spi_slave.pdf
  UART Serial Interface Controller uart_cont.pdf
     
Caches and Mem Management: Generic one-line read cache cache_oneline.pdf
  Generic direct-mapped read cache cache_direct_map.pdf
  Generic 8-way set-associative read cache cache_8way_set.pdf
  Multi-ported Memory Controller NEW! mem_arbiter.pdf
     
Fixed-point Maths: 16-bit Arctan function atan_x.pdf
  4-Quadrant Arctan function NEW! atan2_xy.pdf
  16-bit Sine function sin_x.pdf
  16-bit Cosine function cos_x.pdf
  18-bit Sine/Cosine function NEW! sincos_x.pdf
  Pipelined multiplier with generic width pipe_mult.pdf
  Pipelined divider with generic width pipe_div.pdf
  Pipelined square root with generic width pipe_sqrt.pdf
     
IEEE Floating-point Maths: 32-bit floating-point Multiplier ieee_mult.pdf
  32-bit floating-point Adder ieee_add.pdf
  32-bit floating-point to fixed-point converter ieee_to_fixed.pdf
  Fixed-point to 32-bit floating-point converter fixed_to_ieee.pdf
     
Digital Signal Processing: Generic ultra-speed FIR filter fir_ntap.pdf
  Generic high-speed FIR filter with symmetry (even no. of taps) fir_ntap_esym.pdf
  Generic high-speed FIR filter with symmetry (odd no. of taps) fir_ntap_osym.pdf
  IIR filter second-order-section iir_sos.pdf
     
Digital Modulation: 16-bit Direct Digital Synthesizer/Periodic waveform generator dds.pdf
  RF Power Amplifier Precorrection System dpsys.pdf
  Precision Tone Decoder tone_dec.pdf
  Binary FSK Demodulator NEW! fsk_demod.pdf
     
Digital Video Processing: Versatile Video Controller Core NEW! vvc.pdf
  Digital Video Scaling Engine xy_scaler.pdf
  Bilinear Video Scaling Engine xy2_scaler.pdf
  Variable-Tap Video Scaling Engine NEW! vt_scaler.pdf
  Text overlay module txt_overlay.pdf
  2D Graphics overlay module gfx_overlay.pdf
  Digital Video overlay module vid_overlay.pdf
  Video Frame Buffer/Genlock NEW! vid_frame_buffer.pdf
  Video Timing Generator vid_timing_gen.pdf
  Video Test pattern Generator tpg.pdf
  Motion-adaptive Video De-interlacer available soon
     
Application Note Description Datasheet  pdf icon tiny
     
ZC001 Using the valid-ready pipeline protocol app_note_zc001.pdf
ZC002 Generating coefficients for ZIPcores filters app_note_zc002.pdf
ZC003 Estimating polyphase filter coefficients with a windowed-sinc function app_note_zc003.pdf
ZC004 ZIPcores Pixel Display Pipeline Solutions NEW! app_note_zc004.pdf
ZC005 ZIPcores Video Scaler - FAQ NEW! app_note_zc005.pdf
     
 

 
FIFOs, Datapath and Pipeline Elements Peripheral and Communications Interfaces Caches and Memory Management Fixed-point Mathematics IEEE Floating-point Mathematics Digital Signal Processing Digital Modulation Digital Video Processing
10 pixel spacer
ZIPcores footer bar section 1 Copyright © 2008-2010 ZIPcores ZIPcores footer bar section 2
PayPal logo Credit card logos