ZIPcores IP Cores for FPGA, CPLD and ASIC ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC   ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC
Search: Go button Advanced search
ZIPcores IP Cores for FPGA, CPLD and ASIC
10 pixel spacer
ZIPcores home What we do What we provide How it works Testimonials List of cores Contact and Support Request a core
10 pixel spacer
 Digital Signal Processing
ZIPcores - Digital Signal Processing - Generic Ultra-speed FIR Filter

Printable version

Generic Ultra-speed FIR Filter

Generic Ultra-speed FIR Filter 

General Description

FIR filter designed for very high sample rate applications. Organized as a systolic array, the filter is modular and scalable, permitting the user to specify large order filters without compromising maximum attainable clock-speed. The design is fully generic, with configurable coefficients, data width and number of taps.

Key Design Features

- Systolic array for speed and scalability
- Configurable coefficients
- Configurable data width
- Configurable number of taps
- Symmetric arithmetic rounding
- Output saturation or wrap modes
- FPGA sample rates in excess of 550 MHz

   FIR Filter systolic array

Applications

- Very high-speed filtering applications
- General purpose FIR filters
- Filters with odd or even numbers of taps
- Filters with arbitrary sets of coefficients
- Non-symmetrical filters

View full product datasheet: Ultra-speed FIR Filter

Details
Spacer
 
SKU SKU1
Price: $1500.00

Options
Spacer
 
Quantity 1 (this product is downloadable)

Add to Cart    
Add to wish list


 

Spacer
 
FIFOs, Datapath and Pipeline Elements Peripheral and Communications Interfaces Caches and Memory Management Fixed-point Mathematics IEEE Floating-point Mathematics Digital Signal Processing Digital Modulation Digital Video Processing
10 pixel spacer
ZIPcores footer bar section 1 Copyright © 2008-2010 ZIPcores ZIPcores footer bar section 2
PayPal logo Credit card logos