ZIPcores IP Cores for FPGA, CPLD and ASIC ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC   ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC
Search: Go button Advanced search
ZIPcores IP Cores for FPGA, CPLD and ASIC
10 pixel spacer
ZIPcores home What we do What we provide How it works Testimonials List of cores Contact and Support Request a core
10 pixel spacer
 Digital Video Processing
Zipcores - Digital Video Processing - Digital Video Overlay Module

Digital Video Overlay Module

Digital Video Overlay Module 
General Description

Video overlay module permits multiple video streams to be multiplexed together to give a single video output. Supports any number of input video sources at any input resolution or aspect ratio. Features programmable video overlay position, 8-bit alpha transparency and logical blend operations such as AND, OR and XOR. Overlay positions may be changed on a frame-by-frame basis to give dynamic video movement.

Key Design Features

- Video overlays on 24-bit RGB or YCbCr video
- Support for other video formats on request
- Supports any video resolution or aspect ratio
- Supports any number of input video streams
- Programmable video overlay position
- Per-pixel 8-bit alpha transparency
- Per-pixel AND, OR, XOR blending
- Simple input and output interfaces
- Easily integrates with all Zipcores Video IP
- Small implementation size ideal for FPGA


Video overlay 1

Video overlay 2

Applications

- Digital TV and home-media solutions
- Broadcast TV and film production
- Digital-video special effects
- Multiple video windows
- Animated video windows
- Picture-in-Picture (PiP) applications
- Instrumentation and monitoring (e.g. CCTV)
- Network and Tactical operations centres


View full product datasheet: Digital video overlay module

Details
Spacer
 
SKU SKU49
Price: $3500.00

Options
Spacer
 
Quantity 1 (this product is downloadable)

Add to Cart    


 

Spacer
 
FIFOs, Datapath and Pipeline Elements Peripheral and Communications Interfaces Caches and Memory Management Fixed-point Mathematics IEEE Floating-point Mathematics Digital Signal Processing Digital Modulation Digital Video Processing
10 pixel spacer
ZIPcores footer bar section 1 Copyright © 2008-2012 Zipcores ZIPcores footer bar section 2
PayPal logo Credit card logos