

Key Design Features

- Synthesizable, technology independent IP Core for FPGA, ASIC and SoC
- Supplied as human-readable VHDL (or Verilog) source code
- Test patterns generated as 24-bit RGB-video
- Supports all video resolutions up to $2^{16} \times 2^{16}$ pixels
- Progressive and interlaced formats
- Colour, greyscale or monochrome outputs
- Bars, squares, lines and 'bouncing ball' display
- Programmable pattern width and line spacing
- Simple valid-ready output flow control
- Fully configurable output video resolution
- Output pixels generated at 1 pixel/clock
- Compatible with all Zipcores video IP cores

Applications

- Digital video testing and prototyping
- Standard reference video outputs
- Simple screen savers

Pin-out Description

Pin name	I/O	Description	Active state
clk	in	Synchronous clock	rising edge
reset	in	Asynchronous reset	low
tpg_intl	in	Select interlaced or progressive video	0: progressive 1: interlaced
tpg_wait [15:0]	in	Start-up wait time before output video is generated	$< 2^{16}$ (specified in clock cycles)
tpg_mode [1:0]	in	Test pattern colour mode	0: monochrome 1: greyscale 2: colour
tpg_type [2:0]	in	Test pattern type	0: bars 1: squares 2: hatch 3: bouncing ball 4: swap 5: bluescreen
tpg_width [15:0]	in	Test pattern feature width	$< 2^{16}$ (must be a power of 2)
tpg_log2w [3:0]	in	Log2 (tpg_width)	$< 2^4$
tpg_pll [15:0]	in	Number of pixels per line	$< 2^{16}$
tpg_lpf [15:0]	in	Number of lines per frame	$< 2^{16}$

Block Diagram




Figure 1: Video test pattern generator

Pin-out Description cont ...

Pin name	I/O	Description	Active state
pixout [23:0]	out	24-bit pixel out	data
pixout_field	out	Field out	0: even 1: odd
pixout_vsync	out	Vertical sync out	high
pixout_hsync	out	Horizontal sync out	high
pixout_val	out	Output pixel valid	high
pixout_rdy	in	Ready to accept output pixel (handshake signal)	high

General Description

The VIDEO TEST PATTERN GENERATOR IP Core (Figure 1) is a versatile test pattern generator capable of producing a range of video test patterns in colour, greyscale and monochrome formats. The module is invaluable during the prototyping of digital video systems. It's also ideal for any video project that requires a reference video source.

Pixels and syncs are generated on a rising clock-edge when *pixout_val* is high and *pixout_rdy* is high. The signal *pixout_vsync* is active high when the first pixel of a frame is output. The signal *pixout_hsync* is active high when the first pixel of a line is output. The *pixout_field* flag indicates either an odd or even field when interlaced mode is enabled.

By enabling or disabling the *pixout_rdy* signal, the flow of pixels out of the test pattern generator may be easily controlled by the downstream module. The test pattern generator has 'infinite' video bandwidth. In other words, the generation of output pixels is only limited by the system pixel clock frequency.

The video output resolution is controlled by the parameters *tpg_pll* and *tpg_lpf*. The colour, type and dimensions of the test pattern are determined by the parameters *tpg_intl*, *tpg_mode*, *tpg_type*, *tpg_width* and *tpg_log2w*.

Test pattern dimensions

By controlling the parameters *tpg_ppl* and *tpg_lpf*, the output video resolution may be set. The parameters *tpg_width* and *tpg_log2w* control the width or spacing of the bars, squares or lines. Setting *tpl_intl* to '1' will generate half the number of lines per frame in order to emulate an interlaced video test pattern.

As an example, when *tpg_type* is set to 'bars', *tpg_width* is set to '32' and *tpg_log2w* is set to '5', then Figure 2 shows the resulting output display.




Figure 2: Test pattern dimensions

Test pattern mode and type

By modifying the test pattern mode and type, the colour and appearance of the test pattern may be controlled. Figure 3 shows the types of test pattern available.




Figure 3: Different test pattern types and colours

In summary, the bar display is a series of vertical bars that extend the width of the display. The width of the bars is determined by the parameter *tpg_width*. The checker-board display is a series of squares, with the width of each square controlled by *tpg_width*. The hatch test pattern features a number of horizontal and vertical lines of 1 pixel in width. In this instance, the spacing between lines is controlled by *tpg_width*. The 'bouncing ball' test pattern is an animated 'ball' that bounces randomly and at varying speeds. The ball test pattern is useful for detecting movement artefacts such as motion blur and 'mouse teeth' in interlaced video systems. Finally test patterns 4 & 5 (not shown) are plain full-screen displays. Type '5' is a constant 'bluescreen' whereas type '4' swaps between blue and yellow on consecutive frames or fields.

Functional Timing




Figure 4: Waveform showing first pixel of a new (progressive) frame

RGB output pixels are sampled according to the valid-ready pipeline protocol¹. Figure 4 shows the signalling at the output of the test pattern generator at the start of a new frame. The first pixel of a new frame begins with *pixout_vsync* and *pixout_hsync* asserted high together with the first pixel. The first pixel of a new line begins with *pixout_hsync* asserted only.

After reset, and after the start up wait time has been satisfied, valid output pixels are generated. Pixels may be held off by asserting *pixout_rdy* low.

As an example, the diagram shows what happens when *pixout_rdy* is de-asserted for one clock cycle. In this case, the output pixels (and syncs if present) are stalled until the ready signal is asserted again.

¹ See application note: [app_note_zc001.pdf](#) on the Zipcores website for more examples of the valid-ready pipeline protocol

Source File Description

All source files are provided as text files coded in VHDL. The following table gives a brief description of each file.

Source file	Description
tpg.vhd	Test pattern gen top-level component
tpg_reg.vhd	Parameter registers
tpg_int.vhd	Interlaced video generator
tpg_cont.vhd	Main test pattern controller module
tpg_bench.vhd	Top-level test bench

Functional Testing

An example VHDL testbench is provided for use in a suitable VHDL simulator. The compilation order of the source code is as follows:

1. tpg.vhd
2. tpg_reg.vhd
3. tpg_int.vhd
4. tpg_cont.vhd
5. tpg_bench.vhd

The VHDL testbench instantiates the TPG component and the user may modify the input signals as required. In the example testbench, the test pattern generator is configured to give a basic hatched-line output at 256x256 pixels in resolution with a line spacing of 32 pixels.

The simulation must be run for at least 10 ms during which time the output pixels and syncs from the test pattern generator are captured in the output file *video_out.txt*.

The output text file follows a simple format which defines the state of signals: *pixout_val*, *pixout_field*, *pixout_vsync*, *pixout_hsync* and *pixout* on a clock-by-clock basis. An example file might be the following:

```

1 0 1 1 FF FF FF # pixel 0 line 0 (start of frame)
1 0 0 0 FF FF FF # pixel 1 line 0
1 0 0 0 FF FF FF # pixel 2 line 0
.
.
1 0 0 1 FF FF 00 # pixel 0 line 1 (start of line)
1 0 0 0 FF FF 00 # pixel 1 line 1 etc..

```

The video output of the simulation is shown in Figure 5. The test pattern parameters are set to: *tpg_intl* = 0, *tpg_wait* = 100, *tpg_mode* = 0, *tpg_type* = 2, *tpg_width* = 32, *tpg_log2w* = 5, *tpg_ppi* = 256 and *tpg_lpf* = 256.




Figure 5: 256x256 hatched line simulation output

Synthesis and Implementation

There only four files required for synthesis. The top module is 'tpg.vhd' with sub-modules 'tpg_reg.vhd', 'tpg_int.vhd' and 'tpg_cont.vhd'.

The VHDL core is designed to be technology independent, however, as a benchmark, synthesis results have been provided for the Xilinx® 7-series FPGAs. Synthesis results for other FPGAs and technologies can be provided on request.

Trial synthesis results are shown in the following table with resource usage specified after place and route.

XILINX® 7-SERIES FPGAS

Resource type	Artix-7	Kintex-7	Virtex-7
Slice Register	186	211	195
Slice LUTs	445	668	506
Block RAM	0	0	0
DSP48	0	0	0
Occupied Slices	161	253	244
Clock freq. (approx)	250 MHz	300 MHz	350 MHz

Revision History

Revision	Change description	Date
1.0	Initial revision	09/12/2009
1.1	Updated synthesis results	02/02/2012
1.2	Added interlaced video support	19/01/2015
1.3	Moved all generic parameters to ports	28/11/2018
1.4	Changed some internal signal names to make compatible with some other compilers (Synopsys VCS 2018.xx)	22/01/2019