CALL US: +34 667 249 415
  



ZIPcores - Digital Video Processing - Bilinear Video Scaling Engine

Bilinear Video Scaling Engine

Bilinear Video Scaling Engine 

General Description

Bilinear video scaler with same functionality as the full Digital Video Scaling Engine. Exception is that bilinear interpolation is used in the x and y dimensions in order to save area and reduce the number of hardware multipliers. Ideal for smaller FPGA devices and lower cost applications.

Key Design Features

- 24-bit RGB video in/out
- Independent vertical and horizontal scaling
- Resolutions from 16x16 to 4095x4095 pixels
- 24-bit fixed-point scale factor
- 2x2-tap polyphase FIR filter (16 phases)
- Configurable coefficients for each phase
- Very small area footprint
- Scale-up to Full HD with frame rates of 100Hz+
- Separate config. of vertical and horizontal filters
- No frame buffer required

VGA to HD1080p Conversion
Applications

- Digital TV (HDTV)
- High quality RGB video scaling
- Video conferencing and surveillance
- Dynamic scaling of video in a window
- Broadcast video equipment
- Picture in picture applications
- Format conversion e.g. VGA -> HD1080p
- Home media solutions

View full product datasheet: Bilinear Video Scaling Engine

Details
Spacer
 
SKU SKU34
Price: $3500.00

Options
Spacer
 
Quantity 1 (this product is downloadable)

Add to Cart    
Add to wish list


 
Spacer
Also available in this category

Digital Video Scaling Engine

Digital Video Scaling Engine
Bilinear Video Scaling Engine

Bilinear Video Scaling Engine
Text Overlay Module

Text Overlay Module
Digital Video Overlay Module

Digital Video Overlay Module
2D Graphics Overlay Module

2D Graphics Overlay Module
Video Frame Buffer / Genlock

Video Frame Buffer / Genlock
Variable-Tap Video Scaling Engine

Variable-Tap Video Scaling Engine
Video Timing Generator

Video Timing Generator
Video Test Pattern Generator

Video Test Pattern Generator
Versatile Video Controller

Versatile Video Controller
Multi-format Video Deinterlacer

Multi-format Video Deinterlacer
 
 

FIFOs, Datapath and Pipeline Elements Peripheral and Communications Interfaces Caches and Memory Management Fixed-point Mathematics IEEE Floating-point Mathematics Digital Signal Processing Digital Modulation Digital Video Processing
10 pixel spacer
ZIPcores footer bar section 1 Copyright © 2008-2010 ZIPcores ZIPcores footer bar section 2
PayPal logo Credit card logos