Floating-point Divider

Floating-point Divider
SKU SKU72
$3000.00
Quantity
1 (this product is downloadable)

General Description

High-speed fully pipelined 32-bit floating-point divider based on the IEEE 754 standard. Features a generic latency from 2 to 49 clock cycles. Ideal for floating-point pipelines, arithmetic units and processors.

Key Design Features

- 32-bit floating-point arithmetic
- IEEE 754 compliant
- High-speed fully pipelined architecture
- Trade off latency vs. speed
- FPGA clock rates of 300MHz+
- Low area footprint

Applications

- Floating-point pipelines and arithmetic units
- Floating-point processors

View datasheet

IEEE Floating-point Divider

: *
: *
: *
 
 
Arctan Function
Arctan Function
desc here
$2000.00
High-Speed LVDS (SERDES) Transceiver
High-Speed LVDS (SERDES) Transceiver
desc here
$2000.00
RF-DSP Development Board
RF-DSP Development Board
desc here
$3000.00
Asynchronous FIFO
Asynchronous FIFO
desc here
$1000.00
Symmetrical FIR Filter
Symmetrical FIR Filter
desc here
$2000.00
Synchronous FIFO
Synchronous FIFO
desc here
$1000.00
Binary-FSK Demodulator
Binary-FSK Demodulator
desc here
$6000.00
Motion-adaptive Video Deinterlacer
Motion-adaptive Video Deinterlacer
desc here
$9000.00
Pipeline Register
Pipeline Register
desc here
$500.00