Floating-point Divider

Floating-point Divider
SKU SKU72
$2000.00
Quantity
1 (this product is downloadable)

General Description

High-speed fully pipelined 32-bit floating-point divider based on the IEEE 754 standard. Features a generic latency from 2 to 49 clock cycles. Ideal for floating-point pipelines, arithmetic units and processors.

Key Design Features

- 32-bit floating-point arithmetic
- IEEE 754 compliant
- High-speed fully pipelined architecture
- Trade off latency vs. speed
- FPGA clock rates of 300MHz+
- Low area footprint

Applications

- Floating-point pipelines and arithmetic units
- Floating-point processors

View datasheet

IEEE Floating-point Divider

: *
: *
: *
Type the characters you see in the picture:


*
Floating-point Square-root
Floating-point Square-root
desc here
$2000.00
HD-Video Development Board
HD-Video Development Board
desc here
$2500.00
ADS-B 978 MHz (UAT) Receiver
ADS-B 978 MHz (UAT) Receiver
desc here
$0.00
Asynchronous FIFO
Asynchronous FIFO
desc here
$750.00
Symmetrical FIR Filter
Symmetrical FIR Filter
desc here
$1500.00
ADS-B 1090 MHz (ES) Receiver
ADS-B 1090 MHz (ES) Receiver
desc here
$0.00
Synchronous FIFO
Synchronous FIFO
desc here
$500.00
N-channel Multiplexed FIR Filter
N-channel Multiplexed FIR Filter
desc here
$3500.00
Motion-adaptive Video Deinterlacer
Motion-adaptive Video Deinterlacer
desc here
$8000.00