ZIPcores IP Cores for FPGA, CPLD and ASIC ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC   ZIPcores IP Cores for FPGA, CPLD and ASIC
ZIPcores IP Cores for FPGA, CPLD and ASIC
Search: Go button Advanced search
ZIPcores IP Cores for FPGA, CPLD and ASIC
10 pixel spacer
ZIPcores home What we do What we provide How it works Testimonials List of cores Contact and Support Request a core
10 pixel spacer
 Digital Video Processing
ZIPcores - Digital Video Processing - 2D Graphics Overlay Module

Printable version

2D Graphics Overlay Module

2D Graphics Overlay Module 
General Description

Insert 2D-bitmap graphics over 24-bit RGB video. Similar to the text-overlay module with modified functionality suited to more graphics intensive work. Supports fully alpha-blended bitmaps with 3-bits/pixel and a programmable palette of 8 colours. Easy uP interfacing with I2C, SPI or UART options.

Key Design Features

- 2D-bitmap overlays on 24-bit RGB video
- Tile-based architecture with choice of tile sizes
- Supports video resolutions up to 4096x4096
- Programmable graphics-window size and position
- 3 bit-planes offering 8 colours per pixel
- Programmable 8-bit alpha transparency
- Programmable palette of 8 x 24-bit colours
- Smooth anti-aliased curves and lines
- No complex graphics programming required
- Easily integrates with all ZIPcores Video IP
- Small implementation size ideal for FPGA


Graphics overlay 1

Graphics overlay 2

Graphics overlay 4


Applications

- Digital TV and home-media solutions
- Simple animated bitmap graphics
- H/W 'sprites', pointers and cursors
- Interactive guides, menus, tables, lists etc.
- Instrumentation/monitoring applications
- Animated gauges, charts, dials, meters,
  counters, HUDs etc.


View full product datasheet: 2D graphics overlay module

Details
Spacer
 
SKU SKU46
Price: $3000.00

Options
Spacer
 
Quantity 1 (this product is downloadable)

Add to Cart    
Add to wish list


 

Spacer
 
FIFOs, Datapath and Pipeline Elements Peripheral and Communications Interfaces Caches and Memory Management Fixed-point Mathematics IEEE Floating-point Mathematics Digital Signal Processing Digital Modulation Digital Video Processing
10 pixel spacer
ZIPcores footer bar section 1 Copyright © 2008-2010 ZIPcores ZIPcores footer bar section 2
PayPal logo Credit card logos